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Abstract 
 
Much of the existing research in flexible electronic systems based on silicon has 
focused on improving performance and cost. We are developing soft materials and assembly 
approaches that enable electronic devices with area coverage, conformal electronics, 
mechanical properties, or geometrical form features that would be impossible to achieve 
using traditional, wafer-based technologies. This thesis presents the fabrications of three 
different ultrathin silicon electronic systems: ultrathin stretchable silicon solar cells, 
ultrathin strain sensors, and high density neural sensors for mapping brain activity. First, we 
designed ∼3 μm thick bars of ultrathin silicon PV that include a light trapping structure to 
maximize light absorption. Next, we modeled strain sensors based on piezoresistivity that 
offer high sensitivity, lightweight construction, and mechanical flexibility so that they can be 
used in various applications, including structural health monitoring, tactile image detection, 
cardiovascular pressure measurement, and many others. Finally, we developed new devices 
that integrate ultrathin flexible silicon nanomembrane transistors to test neural sensing 
from significant areas of the brain at high spatial and temporal resolution. 
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1. Introduction 
 
First, we present the design and fabrication of Si solar cells in which bulk wafers serve 
as sources of material for ∼3 μm thick bars of silicon that include patterns of surface relief, 
antireflection coatings and back reflectors collectively configured to maximize absorption 
via trapping of light. Even with un-optimized patterns of doping and designs for electrical 
contacts, these devices yield power conversion efficiencies of ∼8.5 %, corresponding to a 
∼190 % enhancement over those of otherwise identical cells without light trapping schemes. 
Secondly, we report materials, integration strategies, mechanical modeling results, and 
system demonstrations of distributed networks of piezoresistive strain sensors based on 
ultrathin single crystalline silicon membranes bonded to thin plastic substrates. Extensions 
of these ideas can be used with stretchable or curvilinear substrates to address demanding 
requirements in strain mapping in biomedical applications. Lastly, we developed new 
devices that integrate ultrathin and flexible silicon nanomembrane transistors into the 
electrode array, enabling new dense arrays of thousands of amplified and multiplexed 
sensors that are connected using fewer wires. With these devices, we have been able to 
discover the waves that make up epilepsy seizures. 
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2. Ultrathin Stretchable PV with Light Trapping Structure 
2.1 Introduction 
 
Recently, the thickness of photovoltaic (PV) devices has been reduced to 150 µm since 
current bulk silicon devices have an average thickness of 300 µm. Moreover, ultrathin 
monocrystalline silicon solar cells make practical sense not only in reducing material cost 
but also adding other attributes like mechanical flexibility, bendability, and conformal 
mapping ability for many real life applications. This chapter reports on the design and 
fabrication of cells of this type. We present ~3 μm thick silicon μ-cells that have been 
fabricated on a flexible substrate with light trapping scheme such that we could achieve 
higher enhancement and better mechanical flexibility and radiation hardness. However, the 
energy conversion efficiencies of such as extremely thin design are poor due to incomplete 
absorption in thin Si. This obvious limitation can be mitigated by increasing the optical path 
length through diffraction and/or scattering effect. We used soft nanoimprint lithography to 
generate sub-micrometer periodic surface relief as light trapping structures (LTS) on our µ-
cells. Nanostructures of relief formed by molding and etching the surface of silicon μ-cells 
can improve their performance significantly due to diffractive and trapping effects that 
improve the absorption by increasing the optical path length. In addition to the light-
trapping structures, back surface reflectors underneath the µ-cells enable the cell to absorb 
more photon flux from reflected light through the ultrathin μ-cells. We employed finite 
difference time domain (FDTD) simulation to design an optimized light trapping pattern to 
increase the effective path length via strong diffraction. Detailed light trapping structure 
design can be found in our previous publication. We have demonstrated large enhancement 
of the efficiency (~190 %) of ~3 μm thick μ-cells with light trapping with respect to a bare 
cell [1]. 
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2.2 Experimental 
 
Since silicon (Si) has excellent reliability, high natural abundance, and low 
manufacturing cost, it remains the material of choice for photovoltaic (PV) applications [2, 
3]. Research on silicon photovoltaics now focuses on schemes for efficient materials 
utilization, cost effective methods for manufacture, and unusual methods for integration of 
silicon into modules, because performance of PV in commercially available cells already 
approaches their theoretical limit [4, 5]. We recently reported a strategy to fabricate ultra-
thin Si solar μ-cells (15-20 μm) by use of lateral anisotropic etching techniques, and achieved 
good efficiencies with thin-film like silicon μ-cell on flexible, polymeric substrates [6, 7, 8]. 
This design used approximately one twentieth of the silicon used in conventional bulk silicon 
solar cells. Key attributes of this mono-crystalline Si solar μ-cell are less use of material, light 
weight, flexibility, and bendability compared to bulk wafer based systems. In addition, our 
more recent work exploited absorption and efficiency enhancement with light trapping 
structure (LTS), anti-reflection coating (ARC), and backside reflectors (BSR) in thin (~6 μm) 
μ-cells to compensate for incomplete absorption in this ultra-thin film geometry [9]. By 
comparison to previous results, these devices offer not only a doubling of the efficiency in 
materials utilization, but also an order of magnitude reduction in bending stiffness. The latter 
enables use in ultra-compliant, flexible modules and a reduction in the minimum bend radius 
by a factor of two. We note that it is difficult to quantitatively compare efficiency results 
presented here with those from previously reported microcells that have related, but 
somewhat different, designs. 
The fabrication starts with a P-type <111> Czochralski Si wafer (3 inch diameter, 1-
10 Ω-cm, 450 mm thickness, Virginia Semiconductor). We deposited a layer of SiO2 (600 nm) 
on a Si wafer using plasma enhanced chemical vapor deposition (PlasmaTherm SRL). The 
sparse arrays of long stripe pattern to withstand high strain were formed lithographically 
and selectively etched away the SiO2. The trenches of depth of about 3.3 μm in the exposed 
Si were grooved by an inductively coupled plasma reactive ionic etcher (STS ICP-RIE). 
Sidewall refining, while protecting the top surface by SiO2 mask in potassium hydroxide 
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(KOH) solution, made the rough sidewalls (owing to dry etching) uniform. After a refining 
step, selective doping of emitter and bottom contact areas used solid-state sources of boron 
(BN-1250, Saint Gobain) and phosphorus (PH-1000N, Saint Gobain) at 1000 ℃ under N2 
atmosphere for 25 min and 10 min respectively. Deposition of conformal bilayers of 
SiO2/Si3N4 mask and a surface annealing process at 400 ℃ for 30 min protected the top 
surface of the silicon wafer. Protection of the top and sidewalls by deposition of Cr/Au layers 
using e-beam evaporator (Tumescal, FC 1800) enabled the selective etching of a trench in 
the dielectric layer with the reactive ionic etcher. KOH anisotropic etching penetrates the 
trenches in the Si <110> directions much faster than the other orientations of Si. A release 
yield of ~99 % was achieved from the host wafers. Figure 2.1 (a) provides a scanning 
electron microscope (Hitachi s4800 SEM) image of microcell arrays after partial undercut, 
and Figure 2.1 (b) shows a close-up view of an ultrathin microcell. Boron doping with a 
SiO2/Si3N4 mask at the bottom region created the fully functional 2.5~3 μm extremely thin 
microcells. Arrays of μ-cells with an elastomeric stamp (PDMS) (Polydimethylsiloxane, 
SYLGARD®  184 SILICONE ELASTOMER KIT) using anchored fracture at the end of µ-cells 
can be selectively produced, and 200 nm Ag as a back surface mirror was directly deposited 
onto the PDMS substrate using an electron beam evaporator.  
Then, we transferred µ-cells onto foreign substrates. Figure 2.2 (a) presents an optical 
image of the completed array of μ-cells transferred onto a glass substrate and a schematic 
illustration. Each μ-cell is 25 μm wide, 0.59 mm long, and ∼3 μm thick. The pink, grey, and 
blue areas in this illustration correspond to boron doped (Lp+ = 60 μm), un-doped (Lp = 30 
μm), and phosphorus doped (Lp+ = 0.5 mm) regions respectively. In order to form hexagonal 
light trapping structures as shown in Figure 2.2 (c), we imprint the soft lithographically 
patterned elastomeric stamp onto the array of μ-cells coated with ~200 nm of epoxy (SU8, 
MicroChem, Inc., 4 wt % in cyclopentenone). The periodic SU8 post features were formed. 
We then etched residual SU8 other than patterned hexagonal post using the reactive ionic 
etcher. The remaining SU8 patterns acted as a mask, and we then removed the exposed 
silicon area using an inductively coupled plasma reactive ion etcher such that the depth of 
the relief structure could be controlled by etching time. Etching in RIE removed residual SU8 
mask with RIE as follows. 
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Figure 2.1 (a) Side view SEM image of ultrathin μ-cells (∼3 μm). Arrays of μ-cells after partial 
undercut etching from the surface of a bulk wafer [1]. (b) Magnified view of a single μ-cell [1]. 
 
 
  
  
b) 
a) 
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Figure 2.2 (b) provides top-view scanning electron micrographs of uniform array of 
hexagonal lattice of cylindrical posts of silicon, periodicity of 500 nm, post diameter of 370 
nm, and relief depth of 200 nm, created by soft nanoimprint technique. A thin layer of Si3N4 
of (35 nm) and SiO2 (50 nm), which serves as an ARC, is selectively deposited via plasma 
enhanced vapor deposition onto µ-cells. Furthermore, a layer of silver (∼200 nm) deposited 
on the backside of the glass substrate provides a BSR to avoid unnecessary photon flux in 
other than µ-cell areas, and lithographically defined patterning completed the fabrication 
process of ultrathin µ-cells with light-trapping structures [10]. Figure 2.2 (b) right illustrates 
schematically the layers that constitute a completed μ-cell with light-trapping structures, 
anti-reflection coating, and back surface reflector. The NOA (NOA 74, Norland Products Inc.) 
in this figure is a thin, transparent layer of a photo-curable polyurethane that bonds the cells 
to the glass substrate. Such light trapping structure enhances absorption by reducing 
reflection at the front surface, increasing the optical path length through diffraction, and 
trapping higher order diffracted light due to total internal reflection. Thus, this design rule 
is chosen to minimize reflections and maximize diffraction. Most of the photon flux is 
transmitted through the anti-reflection coating layer. Some of the transmitted photon flux 
through the silicon reflects back and hits the back surface of the silicon such that microcells 
absorb more photon energy. 
 
2.3 Description of Research Results 
 
The physics behind light trapping was studied using three-dimensional finite 
difference time domain (FDTD) and optical absorption measurements to reveal the roles of 
the LTS, the ARC, and the BSR. In FDTD, one unit cell of patterned µ-cell was simulated where 
top hexagonal periodic pattern worked as a diffractive element to scatter light into higher 
diffraction orders which resulted in higher effective path length. The effective path length 
was further enhanced in presence of the back side reflector. Also some of the higher 
diffraction orders remained trapped inside the silicon layer via total internal reflection. In 
both FDTD and experiment, the absorption (A) was estimated from transmission (T) and 
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Figure 2.2 (a) Optical image and schematic diagram of arrays of μ-cells. The pink and blue areas 
correspond to regions of p-type and n-type doping [1]. (b) SEM image of top surface light-trapping 
structures (LTSs) and full light trapping (LT) μ-cell structure, including ARC, LTS, and BSR [1]. (c) 
Process of forming light trapping structures. 
  
b) 
a) 
C) 
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reflection (R) measurements as A = 1 – T - R. Figure 2.3 (a) and (b) compare the relative 
absorption with respect to the solar AM 1.5D spectrum for 3 µm thick µ-cells with a cell 
having anti-reflection coating (ARC), light trapping structure (LTS) and backside reflector 
(BSR) in FDTD and actual experimental measurements respectively. We can observe that a 
bare cell experimentally absorbed only 28 % of integrated AM 1.5D spectrum which is very 
close to FDTD prediction of 27.6 %. However, in presence of light trapping scheme the 
integrated absorption was enhanced to 77 % and 69% experimentally and in FDTD 
prediction respectively. The graph in Figure 2.4 (a) compares absolute absorption of the bare 
cell and the µ-cell with light trapping where we can observe substantial absorption at the 
band edge (20 ~ 30 %) in presence of light trapping scheme, in contrast to the bare cell 
where band edge (λ ~ 1100 nm) absorption is almost zero as expected for silicon. Due to thin 
film we can also observe multiple Fabry-Perot cavity resonances in both absorption spectra. 
However, the light trapping configuration greatly enhances these effects. Here, the combined 
presence of the top diffractive pattern associated with the LTS and the bottom BSR induces 
resonances associated not only with 0th order diffraction but also with the 1st diffracted 
order. Moreover, these and other higher diffraction orders remain trapped due to total 
internal reflection. The FDTD simulation assumes perfect arrays of nanoposts as the 
diffractive top surfaces of the microcells. These structures diffract the incident solar 
spectrum as multiple diffraction orders inside the silicon. In actual cells, the nanoposts 
possess non-deal surface profiles due to imperfections associated with the lithography and 
dry etching processes. These imperfections scatter light in excess of that expected by 
diffraction alone, thereby leading to additional absorption. The slight discrepancies between 
experimental observations and FDTD predictions are likely due to such non-idealities of the 
etched surface relief geometries, thickness variation across the wafer and finite lateral 
geometries of the μ-cells. 
To further understand the spectral aspects of light trapping, we examined the 
wavelength dependence of enhancements in both absorption and efficiency. Figure 2.4 (b) 
compares experimental and FDTD predicted absorption enhancement with experimental 
efficiency enhancement. Simulated and measured enhancements in absorption exhibit sharp 
narrow-band Fabry-Perot cavity resonances. Wavelength dependent efficiency 
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measurements, however, involve illumination over a range of wavelengths (bandwidth ∼ 
100 nm) centered at 550 nm, 650 nm, 750 nm, 850 nm, 950 nm, 1000 nm, and 1050 nm. Due 
to spectral averaging, narrowband resonance features of absorption enhancement are 
absent in efficiency enhancement. However, the average responses of both follow the same 
trend showing expected higher enhancement at longer wavelength. 
Figure 2.5 (a) shows current density (J) as a function of open circuit voltage (V) 
measurements for various combinations of light trapping scheme with/without BSR and 
ARC using a simulated AM 1.5D illumination of 1000W/m2 at room temperature. Several 
combinations of LTS, ARC, and BSR absorption enhancement schemes were compared 
consecutively as: bare Si, bare Si with ARC, bare Si with BSR, bare Si with BSR + ARC, bare Si 
with LTS, bare Si with LTS+ARC, bare Si with LTS+BSR, and finally bare Si with LTS + BSR + 
ARC. The data in Figure 2.5 (a) yield key properties that can be considered individually. First, 
and most simply, is the short circuit current (Jsc). This quantity can be expressed as [1] 
𝐽𝑠𝑐 = 𝑞𝑔𝑜𝑝( 𝐿𝑝 +  𝐿𝑛 )                                                                         (1) 
where q is the charge of an electron/hole,  𝑔𝑜𝑝 is the optical generation rate, and 𝐿𝑝 and 𝐿𝑛 
are the minority carrier diffusion lengths. The minority carrier diffusion lengths are 
determined largely by the material quality, the doping profiles and the surface properties. 
Among the devices corresponding to the data of Figure 2.5 (a), all such parameters are 
roughly the same. As a result, trends in 𝐽𝑠𝑐   should follow those in 𝑔𝑜𝑝, or, equivalently, the 
absorption. As shown in the table of Figure 2.5 (b), 𝐽𝑠𝑐  of bare Si and bare Si with LTS + BSR 
+ ARC are 9.62 mA/cm2 and 24.57 mA/cm2, respectively. Representative energy conversion 
efficiencies were 2.9, 3.7, 4.14, 4.69, 6.13, 6.68, 7.67, and 8.47 % respectively. The LTS + BSR 
+ ARC case provides the highest energy conversion efficiency. Efficiency with bare Si with 
LTS + BSR + ARC improved approximately 2.9 times over that of bare Si. The enhancement 
of the efficiency with LTS + bare Si case matches with enhancement on experimentally 
measured and simulated absorption spectrum with LTS + bare Si case. These ultrathin 
microcells provide other interesting features such as extreme bending.  
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Figure 2.3 (a) Experimentally measured absorption of photon flux for illumination by the AM 1.5D 
reference spectrum as a function of wavelength for bare silicon, and LTS [1]. (b) Simulated absorption 
of photon flux for illumination by the AM 1.5D reference spectrum as a function of wavelength for 
bare silicon, and LTS [1]. 
b) 
a) 
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Figure 2.4 (a) Comparison of absolute absorption of a bare μ-cell and a LT μ-cell as a function of 
wavelength [1]. (b) Spectrally resolved enhancement in measured and simulated absorption and 
measured energy conversion efficiency for a LT μ-cell and a bare μ-cell [1].  
a) 
b) 
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Figure 2.5 (a) Experimentally measured current density ( J )-Voltage ( V ) curves for μ-cells 
consisting of bare Si, bare Si with LTS, bare Si with BSR, bare Si with LTS + BSR, and LTS + ARC + BSR, 
under AM 1.5D illumination [1]. (b) Table of short circuit current ( J𝑠𝑐  ), open circuit voltage ( 𝑉𝑜𝑐  ), 
and efficiency (η) in μ-cells [1]. 
 
a) 
b) 
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The open circuit voltage (𝑉𝑜𝑐) is another important parameter and this quantity can 
be written: [1, 11] 
𝑉𝑜𝑐 =
𝑛𝑘𝑇
𝑞
ln(  
    𝐿𝑝+ 𝐿𝑛     
𝐿𝑝
𝑝𝑛
𝜏𝑝
+𝐿𝑛
𝑛𝑝
𝜏𝑛
 𝑔𝑜𝑝 + 1  )                                                                  (2) 
where n is the ideality factor, k is the Boltzmann constant, T is the temperature, 𝑝𝑛and 𝑛𝑝 
are the minority carrier concentrations, 𝜏𝑝 and 𝜏𝑛 are the minority carrier life time, and q , 
𝐿𝑝, 𝐿𝑛, and 𝑔𝑜𝑝 are the same parameters [1]. As for the case of 𝐽𝑠𝑐, the examined μ-cells differ 
mainly in 𝑔𝑜𝑝. The expectation, then, is that 𝑉𝑜𝑐 should vary according to ln(c𝑔𝑜𝑝 + 1) where 
c is a constant. The 𝑉𝑜𝑐 of μ-cells built with bare Si and with LTS + BSR + ARC are 0.45 V, and 
0.494 V respectively. Fill factor (FF) is the ratio of maximum power (P𝑚𝑎𝑥) to the product of 
𝑉𝑜𝑐 and 𝐽𝑠𝑐 .  FF in these different configurations varies from 0.71 % to 0.72 %. The LTS + BSR 
+ ARC case obtained the highest overall energy conversion efficiency as predicted by FDTD 
and optical absorption measurements in Figure 2.5 (b). The result is that the efficiency of 
this full LT μ-cell with LTS + BSR + ARC improved approximately 190 % compared to bare 
silicon due to enhanced absorption owing to strong light trapping.  
We have also demonstrated the cell-to-cell variations in energy conversion efficiency 
with bare Si and bare Si with LTS. Figure 2.6 illustrates a statistical result of efficiency in 20 
bare cells and 20 bare cells with LTS each. For the bare cell case, average efficiency was 2.98 
% and standard deviation is 0.09. Also, average efficiency and standard deviation in the bare 
cell with LTS showed 5.94 % and 0.26 % respectively. The variation of efficiencies both on 
the bare cell and the bare cell with LTS were relatively small and negligible. In other words, 
the performance of µ-cells is uniform and stable.  
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Figure 2.6 Statistical variations in η, FF, 𝑉𝑜𝑐 , and 𝐽𝑠𝑐 extracted from measurements on 20 bare μ-cells 
and 20 full LT μ-cells [1]. 
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           This thin µ-cell geometry also enabled other mechanical attributes like 
bendability of the module [12, 13]. Figure 2.7 (a) shows 14 arrays of such thin 108 µ-cells 
printed on thin polymeric substrate bent around a curved surface with a radius of curvature 
of ~2.5 mm. Figure 2.7 (b) represents the J-V characteristics of such modules containing 20 
µ-cells with the full LT schemes connected in parallel, in a flat state, bent along x-direction 
and, bent along y-direction relative to the interconnect direction. Due to the light intensity 
change in a bent area, the short circuit current degradation was demonstrated along x-
direction and y-direction bending, but the system was still fully functional. Nanostructures 
of relief formed by soft nanoimprint techniques enable us to enhance the absorption by 
increasing the optical pass length [14]. As well as light trapping structures, by using anti-
reflection coating and back surface reflectors, the performance of the ultra-thin μ-cells was 
greatly improved. In addition, we could achieve an extreme bendability with the arrays of 
ultra-thin microcells. The fabrication method of extremely thin microcells offers significant 
reduction on the usage of silicon and enhances many of the interesting characteristics of this 
microcell technology [15, 16].  
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Figure 2.7 (a) Photograph of solar module consisting of 108 by 14 arrays of ultrathin microcells on 
a PET substrate wrapped onto a cylindrical support [1]. (b) Current density (J) – Voltage (V) curves 
with no bending, x-axis bending, and y-axis bending with 2 mm bending radii and 20 µ-cells in parallel 
[1].   
a) 
b) 
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2.4 Conclusion 
 
Even though many new materials hold significant promise, opportunities still 
continue to exist for silicon photovoltaic systems. The methods reported here demonstrate 
ultra-thin silicon solar cells in conjunction with light trapping scheme hold the promise for 
a low cost, high efficiency solar cell in a thin, light and flexible module. In this present 
configuration with an optimized light trapping scheme, a maximum efficiency of ~8.5 % was 
achieved in just ~3 µm thick mono-crystalline silicon cell. With further optimization of 
doping profile, metal contacts electron collection efficiency can be further improved for even 
higher performance. These specific applications are a result of their microscale design 
combined with the ability to manipulate the material, in a practical way, by using elastomeric 
stamps and transfer printing. Collectively, the results show that the materials, design layout 
and performance are suitable for the fabrication of unconventional high performance Si PV 
modules, which cannot be achieved with conventional wafer-based PV. Further investigation 
of ultrathin silicon solar cells will follow, and there will be many new and interesting 
discoveries as research on this area continues. 
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3. Printed Assemblies of Ultrathin Single Crystalline Silicon for Strain 
Sensor Applications 
3.1 Introduction 
 
Recent research has uncovered ways to build mechanically flexible electronic 
systems with inorganic materials such as monocrystalline silicon, since electrical 
performance and reliability characteristics in devices are well established during many 
decades of work in the semiconductor industry [1, 2]. In this chapter, we report on the 
fabrication and properties of strain sensors based on the piezoresistivity of silicon; such 
systems offer high sensitivity, lightweight construction, and mechanical flexibility. Strain 
sensors are devices designed to attach to a target object for the purpose of measuring 
deformation in a precise manner, and the discovery of piezoresistive effects in silicon by 
Smith in 1954 led to the development of classes of silicon based electromechanical sensor 
technologies that are now in widespread use in various applications, including structural 
health monitoring, tactile image detection, cardiovascular pressure measurement, and many 
others. Using Wheatstone bridge (WB) configurations integrated with multiplexing diodes, 
these devices can be integrated into large-area arrays for strain mapping. High sensitivity 
and good stability suggest promise for the various sensing applications [3]. 
 
3.2 Experimental 
 
The fabrication starts with a P-type SOI (Soitec, unibond with 300 nm top p-type Si 
layer with resistivity of 14–22 Ω · cm) to create Wheatstone Bridge (WB) and diodes. Figure 
3.1 (a) is the schematic for 8 x 8 flexible multiplexing strain gauge sensors. We define p- and 
n- doped regions in μs-Si via impurity diffusion procedures. Figure 3.1 (b) and (c) show that 
when doping concentration increases, it improves the quality of the ohmic contacts, but it 
reduces the temperature dependence of the resistance. Figure 3.1 (b) shows the change of 
normalized gauge factor at various doping concentrations [4, 5]. The gauge factor decreases 
with increasing doping concentration. If many electrons are available in conduction bands, 
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as in highly doped silicon, the relative number of replaced electrons is small, resulting in 
small resistance change. On the other hand, the relative number of replaced electrons is high 
in lowly doped silicon, yielding high gauge factor. This results in high and low gauge factors 
for the lowly doped and highly doped silicon, respectively. The gauge factor also depends on 
the temperature. Figure 3.1 (c) represents the high temperature dependency of the gauge 
factor in lowly doped silicon. It appears that lowly doped silicon having large gauge factor 
shows high temperature dependency. The occupation of conduction bands by electrons is 
solely determined by the doping concentration in highly doped silicon. As a result, the 
temperature does not affect the electron density or, consequently, the gauge factor of the 
strain gauge. On the other hand, thermally excited electrons in lowly doped silicon contribute 
greatly to the electron density in conduction bands. This indeed results in a low gauge factor 
as the relative redistribution of electrons due to the strain is reduced. There is a trade-off 
between doping concentration and temperature dependency towards a gauge factor.  
Doping concentration was optimized by ∼5 × 1018/cm3 [4]. With this boron doping 
concentration, silicon is sufficiently doped to provide good gauge factor (GF), and the 
temperature dependence is reduced by a factor of five. Moreover, this optimized doping 
concentration maintains the longitudinal piezoresistance factor at ∼80 % of its value [5]. We 
controlled the diffusion temperature (1000 ℃) and duration to achieve uniform doping 
concentrations of boron and phosphorus throughout the 300 nm thickness of the silicon 
wafer. Then, we transfer printed the doped area on a polyimide substrate (DuPont Kapton 
(R) 100E film, 75-μm thickness) spin cast with a thin adhesive layer of polyamic acid (Sigma 
Aldrich Inc.) [6, 7]. We used a simple strain gauge geometry, in which an additional SU-8 
layer resides between the first and second metal layers to separate the bias and data lines. A 
layer of SiO2 and Cr/Au metallization layer served as interlayer dielectric (ILD) and 
electrodes.  The resistance value of a single Wheatstone bridge is around 1,400 Ω, which is 
optimized to have good gauge factor and low temperature sensitivity.   
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Figure 3.1 (a) Schematic illustrations of fabrication procedures for μs-Si resistor and a WB on a thin 
plastic substrate (Kapton; 75-μm thick). (b) Increasing doping concentration decreases 
piezoresistance factor (strain sensitivity). (c) Decreasing doping concentration reduces the 
temperature dependence of the resistance . 
  
a) 
b) 
c) 
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Figure 3.2 (a) provides optical images of a strain gauge that uses a WB design with 
four separate µs-Si resistors, as well as a separate isolated µs-Si resistor, all on a polyimide 
substrate. The corresponding circuit schematic appears in Figure 3.2 (b); power is applied 
to nodes A and C, at the same time output voltages are measured between nodes B and D. If 
strain is applied to the system, it causes imbalances between voltage drops across the four 
resistors of WB, and eventually it changes Vout [3]. We note that the devices can be stretched 
along different uniaxial modes, or in biaxial or other configurations. More complex layouts 
of strain gauges are, however, needed to characterize multiple strain components.  
 
 
Figure 3.2. (a) Top view optical micrograph of WB and an isolated µs- Si resistor. (b) Corresponding 
circuit schematic of the WB [10]. 
 
b) 
a) 
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3.3 Description of Research Results 
 
Single resistor and unit bridges were isolated from the sensor arrays in order to 
measure their resistances and to determine the relationship between various resistors. 
Single leg resistance (R1), bridge resistance across upper left corner to down right corner 
(R2), and bridge resistance across upper left corner to down left corner (R3) were tested. To 
measure the resistance of the resistors, the measurements were performed with probe 
station equipment to apply the voltage range from -0.5 V to +0.5 V. Figure 3.3 is an optical 
micrograph of single leg resistors, bridge resistors, and metal pads on the resistor. The “P” 
and “G” indicate the power test point and ground point, respectively. The measured single 
leg resistance, R1, is about 1300 Ω, and R1 is equivalent to R. The bridge resistance across 
the upper left corner to the lower right corner, R2, is 1320 Ω. As shown in Figure 3.3 (b), the 
corresponding circuit for each optical micrograph image shows that a single leg and the 
bridge resistance across the upper left corner to the lower right corner are the same (R1 = 
R2 = R). The measured values are similar, and these values are matched with calculated 
values. In addition, as indicated in Figure 3.3 (c), the measured resistance across the upper 
left corner to the lower left corner is 921 Ω, and the calculated value of  
3
4
 ∙ R is sufficiently 
lower than the unit bridge resistance, which correlates with theoretical calculations. 
We revealed that the strain induced changes in resistance of WB by applying uniaxial 
tensile strain along the lengths of resistor. Figure 3.4 (a) shows fractional change in 
resistance (
∆ 𝑅
𝑅
) as a function of the applied longitudinal tensile strain. Figure 3.4 (b) is a 
schematic of the single resistor with uniaxial tensile strain applied in longitudinal direction. 
The resistance linearly increases as tensile strain increases, and the slope indicates that the 
effective GF of this system is ~45 calculated by 
𝐺𝐹 = ∆𝑅 ∙
1
𝑅 ×  𝜀𝑎𝑝𝑝
 
 
where 𝜀𝑎𝑝𝑝 is the applied strain onto the polyimide substrate.  
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Figure 3.3 Optical images of (a) single leg resistors probed at UL (power) – DL (Ground) and the 
corresponding circuit, (b) bridge resistor probed at UL (Power) – DR (Ground) and the 
corresponding circuit, and (c) bridge resistor probed at UL-DL and the corresponding circuit. 
  
b) c) a) 
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Distributions of strain can be used to determine the intrinsic GF of silicon. The plot in 
Figure 3.4 (b) shows the calculated strain on the top layer and the strain gauge when tensile 
strain of 0.1 % is applied along the horizontal direction. According to this result, the strain 
in the silicon is approximately 0.045 % when a strain of 0.1 % is applied to the polyimide 
substrate. The value of GF of silicon can be calculated by 
𝐺𝐹 = 𝐺𝐹 ∙  
𝜀𝑎𝑝𝑝
𝜀𝑆𝑖
 
When applied strain 𝜀𝑎𝑝𝑝 = 0.1 %, GF is 45 as illustrated before. By applying the above 
equation, we can also find the true strain in silicon 𝜀𝑆𝑖  which is 0.046 % and GFSi is found to 
be ∼97. The intrinsic GF of [110] Si can be calculated by the following equation [3, 8]:  
GFSi[110] =απSi[110]ESi[110] = 0.8 × 71.8 × 10−11 × 168 × 109 = 96.49  
where α is a correction coefficient accounting for different doping concentrations, π is the 
piezoresistive coefficient, and E represents Young’s modulus. This calculated GFSi value 
agrees with our experimental result [9]. The change in the output voltage from a WB strain 
gauge under ± 3 V input bias linearly varies with uniaxial tensile strain throughout the range. 
To model the voltage, we use the following equation:  
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
 =  
𝑅2
𝑅2 + 𝑅3 
−  
𝑅1
𝑅1 +  𝑅4
 
where R denotes the resistance of each bridge and can be calculated by  
𝑅 = 𝑅0(1 + GF ∙ ε ) 
where ε is the applied strain, and 𝑅0  is the initial resistance of each bridge. For samples 
under uniaxial tension, ε is the applied tensile strain; for samples under pure bending,  
𝜀 =
ℎ
2𝑟
 
where h is the sample sheet thickness, and r is the bending radius. 
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Figure 3.4 (a) Fractional change in resistance as a function of the applied longitudinal tensile strain; 
the slope corresponds to a GF of 45. (b) Single μs-resistor for a strain of 0.1% applied in the 
longitudinal direction. (c) Output voltage of WB strain gauge is constant through the repetitive cycles 
up to 1000 at different bending radii from 12 mm to 25 mm [10]. 
  
a) b) 
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The mechanical fatigue properties are measured, which are important because of the 
mechanically brittle nature of silicon and the stresses that concentrate at the interface 
between silicon and the underlying polyimide. For this purpose, we measured the change in 
output voltage for many cycles of bending to various radii. The test results indicate that the 
change in output voltages is almost constant over bending radii from 12 to 25 mm with up 
to 1000 cycles in Figure 3.4 (c). These data suggest that the devices are mechanically stable.  
By integrating electronic devices (p-n diodes because of their simplicity) for 
multiplexing, an array of strain sensors can be established so that these devices can be 
applied over a large area. An additional interlayer dielectric resides between the first and 
second metal layers to separate the bias and data lines. Figure 3.5 (a) (left) shows the 
mapping array of µs-Si strain gauge which shows that anodes of two p-n diodes are 
connected to the output of each WB, and WBs in each row share a single bias line.  Each 
column also shares a single line that is connected to the cathodes of the p-n diodes in that 
column. Multiplexing operates by applying +3 V to the one of the input row. For example, 
with 𝑉𝑑𝑑1= +3 V, 𝑉𝑑𝑑2= -3 V, and 𝑉𝑑𝑑3= -3 V, nodes 2 and 3 are -3 V in Figure 3.5 (a) (right). 
As a result, voltage at node 1 is equal to voltage at the output node so that the output from 
each column only has a contribution from the WB that is biased “on” in that column. Figure 
3.5 (b) shows the optical image of the array, and a single unit cell.  
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Figure 3.5 (a) Schematic of a mapping array of µs-Si strain gauge. (b) Optical image of the 
representative array of 8 x 8 strain gauges on a thin plastic substrate, and magnified images of 
isolated individual components. 
  
 
b) 
a) 
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Finally, Figure 3.6 shows the operation of the array. We performed the array 
functionality test with strain sensor arrays under tensile and compressive strain achieved 
by different bending configurations using a data acquisition system. The representative 
result is shown in Figure 3.6. When we applied compressive strain on the device, the blue 
color was turned on in every 64th pixel as shown in Figure 3.6 (a). While we applied tensile 
strain, the red color was turned on in the screen (Figure 3.6 (b)). 
 
 
            
             
Figure 3.6 System responses with 100 % yield when (a) compressive strain and (b) tensile strain are 
applied. 
  
b) 
a) 
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3.4 Conclusion 
 
In summary, highly sensitive flexible strain gauges can be fabricated by printed 
micro/nanostructures for single-crystalline silicon for gauges and p-n diodes on plastic 
substrates and multiplexing. Demonstration experiments show high sensitivity and stability 
for many applications such as structural health monitoring for aircraft, and interfaces to the 
human body, where large-area large-scale integrated networks of sensors on thin 
deformable substrates are required. Particularly when integrated with stretchable 
electronics, these technologies have the potential to expand the range of function that can be 
achieved in bio-integrated systems in wound monitoring, human-machine interfaces and 
others. Extensions of these ideas can be used with stretchable or curvilinear substrates to 
address demanding requirements in strain mapping in biomedical applications with 
potential utility in wound monitoring, human-machine interfaces and others. 
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4. High Density Capacitive Neural Interfaces 
4.1 Introduction 
 
High-resolution neural interfaces over a large area have previously been impossible 
owing to the infeasibility of connecting thousands of wires in the small intracranial space. 
Current systems have drawbacks associated with damage to tissue or gradual degradation 
of sensors, and the structures are rigid and cannot deform continuously as a brain swollen 
by insult changes shape. This may induce local damage that injures the patient and impedes 
signal collection. Direct contact of sensors to tissue without encapsulation offers improved 
signal-to-noise ratios but may promote biofouling [1], degradation of electrodes and other 
biocompatibility issues. We develop new devices that integrate flexible silicon 
nanomembrane transistors and report high density capacitive neural interfaces using active 
conformal electronics (HDC). This chapter demonstrates and tests neural sensing from 
significant areas of the brain at high spatial and temporal resolution. A high density 
multiplexed array of 360 electrodes covers a moderate area that maintains conformal 
contact even with moderate volumetric changes to the substrate.  HDC’s enabling technology 
will revolutionize understanding of motor circuits, decision making circuits, 
neuropsychiatric illness, and the complex interplay among them by enabling simultaneous 
recording and stimulation in large area, distributed brain networks at high resolution. 
Previous neural interfaces individually wire each passive sensor at the electrode-tissue 
interface, constraining density and area scaling. HDC combines capacitive detection schemes 
with conformal electronics and active multiplexing to provide biologically safe, spatially 
resolved, large area devices that maintain excellent contact to neural tissue and eliminate 
bundles of signal wires [2, 3, 4].  
34 
 
4.2 Experimental 
 
Active electrode arrays were fabricated using a multi-layer process as illustrated in 
Figure 4.1 (a). In the first step, transfer printing delivers to a flexible plastic substrate 
[polyimide (PI); ~25 mm thick] an organized collection of single-crystalline, semiconductor-
grade silicon nanomembranes (320 nm) with patterned regions of n-type (phosphorus) 
doping. Plasma-enhanced chemical vapor deposition of SiO2 (~100 nm) at a reduced 
temperature (~250 °C) yields a gate dielectric through which source or drain contact 
openings are formed by photolithography and etching in buffered oxide etchant. Electron 
beam evaporation, photolithography, and wet etching define the first layer of metal 
interconnections, including source, drain, and gate contacts as shown in Figure 4.1 (b) (left). 
Subsequent horizontal (second metal) and actual capacitive (third metal) metal interconnect 
layers were insulated using layers of polyimide likewise in Figure 4.1 (b) (middle and right). 
We anticipate that encapsulation will be among the most challenging technical goals 
of this project. The encapsulation is the material that surrounds the material electrode, 
which is partly made of polymer. This must not permit fluid ingress or current leakage, which 
can injure the animals. Figure 4.2 shows a schematic design with three metallization layers, 
all layered on Kapton, and a polyimide (PI) film remains stable across a wide range of 
temperatures and is popular in flexible electronics manufacture because it handles well in 
fabrication. Also, PI exhibits film properties such as low stress, low moisture uptake, and 
good ductility. Material choices include benzocyclobutene (BCB) stacked with alumina, 
AL2O3 and parylene. The final layer of HfO3 is for protecting every exposed side.  
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Figure 4.1 (a) Schematic exploded view [2] and (b) corresponding microscope image of each layer: 
doped silicon nanoribbons, after vertical and horizontal interconnection with arrows indicating the 
first and second metal layers, after third metal layer deposition. Green dashed lines illustrate the 
offset via structure, critical for preventing leakage current while submerged in conductive fluid.     
 
  
a) 
b) 
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Figure 4.2 Neural sensor encapsulation structure for active capacitive sensor array. 
 
4.3 Description of Research Results 
 
The active matrix circuit design incorporates two n-mos transistors per unit cell. The 
buffer transistors connect to the electrodes to provide buffering of measured biopotentials; 
the multiplexing transistors allow the electrodes in a given column to share a single output 
wire. The surface electrodes are located in the top layer to allow physical contact with the 
brain; they connect to the underlying circuits through vertical interconnect access holes [1, 
5]. Figure 4.3 (a) presents a circuit schematic of a single unit cell, illustrating the buffering 
and multiplexing transistors. The operation of the unit cell involves successive application 
of  2.5 V (Vr) to the gate of the multiplexing transistor as a row select operation, 2.5 μA 
(constant current) and 2.5 V (Vc) to the source electrodes of the two transistors in the 
column select, and 0 V (Ve) to the ground lines. The signal (Ve) from the objective can then 
be collected, where Vr, Vc, and Vg are the voltages from row select, column select and sensing 
electrodes, respectively. During multiplexed sampling, a single row of electrodes at a time is 
selected by driving the row select signal. This scheme allows the unit cells in the 
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corresponding row to drive the column output lines which connect to a high-speed analog to 
digital converter [6]. Row select signals are rapidly cycled to sample all electrodes on the 
array. The entire device can connect to an external data acquisition (DAQ) system through 
an anisotropic conductive film (ACF) connector with 16 contacts. Figure 4.3 (b) presents the 
electrical properties of a representative n-type MOSFET built with an ultrathin sheet of 
silicon. The extracted mobility is ~350 cm2 V−1 and the on/off ratio is ~105, calculated from 
the slopes of the transfer curves and the ratio of maximum and minimum current outputs 
using standard field-effect transistor models [7]. Devices with these properties enable high-
speed multiplexing (< 5 μs), sampling rates >10 kS per electrode and very low multiplexer 
cross-talk (<−65 dB).   
We designed an active, multiplexed array based on the design from subtask 20 ×18 
grid electrodes with 200 µm spacing cover a sensing area of 1 cm × 1 cm.  The required bias 
elements for capacitive sensing are integrated into the silicon design. Row multiplexing was 
used, requiring one wire for each row. Two wires for each column are required to enable 
active shielding. A total of 24 wires exit the array in two ribbon cables.  The multiplexing 
ratio of 32:1 is used for a switching time of less than 15 µs to enable sampling at each 
electrode at 2 kS/s. The electrode design is optimized to have noise less than 2 µV RMS in the 
0 – 1 kHz band. As we ran our data acquisition system in vitro, we demonstrated that > 85 % 
of the electrode channels on the array are functional, and average gain was 0.9 as shown in 
Figure 4.4 [8]. Data for missing channels will be interpolated from neighboring electrodes. 
We optimized the manufacturing process to avoid clustered failure.  
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Figure 4.3 (a) Schematic circuit diagram of single unit cell containing two matched transistors [2].  
(b) Linear (red) and log scale (blue) transfer curves of a representative n-channel MOSFET.  The 
channel length (Lch), and width (W) are 20 µm and 320 µm, respectively.  The threshold voltage, 
mobility and on/off ratio are -1 V, 350 cm2/V•s and ~105, respectively. 
 
  
b) 
a) 
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Figure 4.4 Preliminary data from bench tests of 360 channels of multiplexed, active capacitive 
electrodes demonstrates high yield (>85 %) with high gain levels (0.9).  
 
4.4 Conclusion 
 
In summary, this thesis demonstrated neural sensing from significant areas of the 
brain at high spatial and temporal resolution. High-density and high-resolution neural 
technology maintains conformal contact even with moderate volumetric changes to the 
substrate. The utility of high-resolution neural recording from the cortical surface for basic 
research and clinical medicine has already been demonstrated in a wide range of 
applications. Spatial spectral analysis of ECoG from the superior temporal gyrus and motor 
cortex has revealed that electrode spacing should be 1.25 mm or closer in humans to capture 
rich spatial information. Electrodes used in diagnosis and treatment of epilepsy are larger 
(~3 mm) with wide pitch (~10 mm) to map a large area of the brain surface (80 mm x 80 
mm) and localize seizure-generating brain regions. Large area electrode arrays with high 
spatial resolution are needed in brain-machine interface applications to achieve high 
performance decoding and account for variability in location of brain functions among 
subjects. This high-resolution technology has the potential to expand the range of functions 
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that can be achieved in biomimetic/bio-inspired research. Further investigation of high-
density capacitive neural sensors will follow.  
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